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Abstract. We report electronic transport on n-type silicon Single Electron
Transistors (SETs) fabricated in Complementary Metal Oxide Semiconductor (CMOS)
technology. The n-MOSSETs are built within a pre-industrial Fully Depleted Silicon
On Insulator (FDSOI) technology with a silicon thickness down to 10 nm on 200
mm wafers. The nominal channel size of 20×20 nm2 is obtained by employing
electron beam lithography for active and gate levels patterning. The Coulomb blockade
stability diagram is precisely resolved at 4.2 K and it exhibits large addition energies
of tens of meV. The confinement of the electrons in the quantum dot has been
modeled by using a Current Spin Density Functional Theory (CS-DFT) method.
CMOS technology enables massive production of SETs for ultimate nanoelectronics
and quantum variables based devices.
Submitted to: NT
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1. Introduction
The fabrication of semiconductor quantum dots in CMOS technology provides the
ground for integration of existing microelectronics with ultimate nanoelectronics for
quantum circuits. We report on the realization of Single Electron Transistors (SETs)
in pre-industrial CMOS technology at the limiting channel size of 20×20 nm2 and on
the characterization of the quantum transport at cryogenic temperature, enabling the
detection of the first electron in the SET.
Silicon SETs based on CMOS technology represent a natural environment for
realizing scalable electron spin and orbital quantum devices for quantum information
processing [1] because of long coherence times [2] and scalability. The need to
create a workable Hilbert space with good quantum numbers [3] at increasingly high
temperatures towards room temperature operability implies the reduction of the size
of the quantum dots down to the current limits of fabrication. [4] The drawback is
an increasing sensitivity of the confinement potential imposed by the control gate to
impurities and roughness, and a consequent impact on the electronic shell structure of
the quantum dot. In the past, some approaches for creating single electron silicon
quantum dots have been explored, including the employment of gate induced two
dimensional electron gas (2DEG) at the Si/SiO2 interfaces [5], global gate controlled edge
roughness of an ultra small nanowire [6], local gate equipped underlap geometry where
the gate is not at the state-of-the-art and consequently enforces the use of large gate
voltages [7], triple-layer gate stacks [8] and Si/SiGe modulation-doped heterostructures
[9].
Our approach consists in confining electrons in a well defined by lateral doping
modulation. Indeed barriers are consequence of undoped silicon below spacers which
are on both sides of the gate. [10] In the past, this approach has been exploited to
fabricate compact double and triple quantum dots realized with only two gates. [11]
The two main advantages are on one hand its compactness, as regard to state-of-the-art
previous works on Si including additional upper gate [12], and on the other one the
detection of a clear single electron regime.
The use of CMOS technology in quantum dot fabrication takes benefit from its
reproducibility and reliability, as well as the co-integration of quantum circuits with
traditional CMOS.
In Section 2 the fabrication of the CMOS device is illustrated while in Section 3 the
simulation of the electron confinement is discussed. In Section 4 the quantum transport
obtained in the 20×20 nm2 samples at the temperature T= 4.2 K is presented.
2. Fabrication of the devices
For a repeatability and reliability purpose, our MOSSETs are built within a pre-
industrial Fully Depleted Silicon On Insulator (FDSOI) technology on 200 mm wafers.
Only a few modules of the device are slightly modified, such as the gate stack and the
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source/drain (S/D) implantation. Since we aim to scale our MOSSET down to 20 nm
in both gate length and gate width dimensions, electron beam lithography was used for
active and gate levels patterning. That results with dots as small as 20×20×10 nm3.
The undoped SOI layer is thermally thinned down to reach a silicon thickness of
either 13 nm or 20 nm, depending on the sacrificial oxide thickness. After a first e-
beam lithography, the SOI layer is etched to pattern the active area above the buried
oxide (BOX). As a result of these first process steps a silicon nanowire is obtained.
This mesa isolation allows to have wrapping gates on three sides of the nanowires. The
silicon nanowire is then thermally oxidized on top and sides, resulting in a 4 nm thick
SiO2 formation and a final silicon thickness TSi=10 nm (17 nm) prior to polycrystalline
silicon deposition. A second e-beam lithography is performed to define the tri-sided
gate. Self-aligned silicon nitride spacers are formed on both the source- and drain-side
of the gate to protect the underlying silicon from the subsequent doping steps. Epitaxy
is then performed to raise the source and drain, and finally arsenic is implanted at high
dose (leading to a typical concentration above 1020 cm−3) to create metallic-like S/D
contacts. The resulting junction profile is such that the device is non-overlapped, i.e.
the transistor’s channel is separated from the source and drain by the small low-doped
region below the spacers. This non-overlapped geometry is responsible for the SET
behavior [10]. Figure 1a shows a transmission electron micrograph of a tri-sided gate
nanowire MOSSET coming from a wafer used for the morphological characterization
with channel thickness TSi=17 nm, oxide thickness Tox=4 nm and gate length Lg=22
nm realized with a process identical to the samples reported throughout the text.
3. Simulation of the electrostatic confinement
In order to evaluate the confinement of the electrons induced by the applied electrostatic
potential we used a three dimensional self-consistent simulator based on Current Spin
Density Functional Theory (CS-DFT) in the framework of the NanoTCAD ViDES
package. [13, 14, 15, 16] It solves the many particle Schrdinger equation by means of
CS-DFT, by transforming the many electron problem in a single-electron problem with
exchange-correlation potential. It embraces the local density approximation and the
effective mass approximation with parabolic bands. The method provides the ground
state of the system for each occupation number N of electrons. They fill the lowest
single-particle Kohn-Sham eigenvalues calculated for each spin and each pair j = 1, 2, 3
of the three ∆ valley pairs aligned to the main directions in the k space.
The final shape of the confining potential energy is reached by self-consistently
solving the Poisson equation. The effective nature of the confinement is due to the
combination of the band alignment between the silicon and silicon dioxide and of the
applied external potentials.
The SET is modeled as a silicon nanowire with length L along the x direction and
with a rectangular section of Weff×TSi area on the y-z plane with source and drain
contacts at the head and tail of the nanowire on the top of a silicon dioxide slab of
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Figure 1. a) TEM micrograph of a typical scaled MOSSET adapted from the FDSOI
technology. The polysilicon gate length is 22 nm long, and dot thickness is 17 nm (dot
width is not shown on this view). The SiO2 gate oxide of 4 nm, the nitride spacers of
11 nm and the raised source/drain are also clearly visible. b) Scheme of the simulated
device. Light-blue represents the silicon nanowire. The tri-sided gate is highlighted in
red whereas the source and drain contacts are in blue and silicon dioxide is in yellow.
The electron density in the central planes of the nanowire is reported as color-scaled
projections for the case of single electron occupancy of the dot.
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thickness Tbox, see Figure 1b. The device has a tri-sided gate structure and the gate is
insulated from the nanowire with a Tox thick silicon dioxide layer.
The many particle problem is solved in the entire silicon nanowire and in a 1 nm-
thick region inside the surrounding oxide. Potentials to the tri-sided gate, source and
drain regions are applied whereas a zero electric field z-component boundary condition
is forced at the bottom of the device. We simulate the electrostatic behavior of the
SETs imposing an effective gate length Lg,eff= 22 nm, an effective width Weff=10 nm
to take into account the variability of the lithography process on the nominal length
Lg=20 nm and both the lithography process variability and the oxidation reduction on
the nominal width W=20 nm.
In Figure 1b the electron density in the central planes of the nanowire is reported
as color-scaled planes, showing a strong confinement in the region under the gate
contact biased at Vg=26 mV when one electron is in the dot. The first addition energy
E(2,1) which provides the energy separation between the one electron state and the two
electrons state has been calculated. By using the effective size of Lg,eff=22 nm,Weff=10
nm we determined an addition energy of E(2,1)=17 meV. Note that our simulations
take into account all the couplings of the SET with the gate electrode but also with
the source and drain contacts. Our approach does not take into account the possible
disorder caused by the impurities and the interface roughness, which are expected to
further enhance the confinement of the wavefunction in such small devices.
4. Quantum transport experimental results
The investigation of the electronic transport through the devices yields both the electron
filling as a function of the QD gate voltage Vg, as well as the addition energies E(n+1,n)
needed to add the (n + 1)th electron when n electrons occupy the quantum dot. The
characterization at the temperature T=4.2 K of several nominally identical samples like
those described in Section 2 demonstrate that the transistors operate as single electron
devices, with relatively high addition energies.
In Figure 2a the stability diagram of a typical device with of Lg = 20 nm and
W = 20 nm is shown. The coupling with the source, drain and gate are Cs = 1.0 aF,
Cd = 1.3 aF and Cg = 4.0 aF respectively. The lever arm factor, which allows to convert
the voltage spacing between the peaks into addition energies and which is defined as
α = Cg/(Cg +Cs+Cd), assumes a value of 0.64. The first addition energy of the device
shown in Figure 2a is E(2,1)= 30 meV. Figure 2b shows the Coulomb blockade observed
from N=0 up to a filling number of 6 in the range from -0.1 V to 0.3 V. In the inset the
results of the conductance measurement performed at room temperature are reported.
In these small devices it is possible to reduce the electron occupancy of the quantum
dot down to the empty state, hence the transition from 1 to 0 electron occupancy
of the SET becomes observable, a key step towards single electron charge and spin
manipulation.
The experimental confirmation is obtained by the lack of Coulomb diamond and any
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detectable current (up to Vd=100 mV) below the first reported Coulomb oscillation at
Vg=40 mV. Moreover we notice that there is no significant shift between the threshold
voltage obtained at T=300 K (∼ -40 mV calculated as the maximum of the second
derivative of the drain current with respect to the gate voltage, see inset of Figure 2b)
and the gate voltage position of the first Coulomb peak at low temperature (Vg= 40
mV), taking into account the thermal broadening at T=300 K.
The presented samples are smaller than similar samples previously studied
(L,W=30-40 nm, [10] and [17]). The silicon thickness (TSi=10 nm) and the spacer
length (11 nm) have been scaled down accordingly to obtain a good trade-off between
the first electron orbital-electrodes coupling and a large Coulomb energy. By contrast in
previously reported similar devices [10] the first electrons in the accumulation channel
are not detected and the first measurable current is at significantly larger gate voltage
than the threshold voltage at room temperature. On the contrary for similar samples
but without nitride spacers [8] - and therefore smaller effective channel length - the first
electrons are on shallow donors in the body of the silicon and detected at gate voltage
much below the threshold voltage at room temperature. [18, 19] In that case there is
no MOSSET effect in the accumulation channel.
Similar results have been obtained in nominally identical devices. Because of the
residual disorder determined by the interface roughness, the electron wavefunction is
further confined so the first addition energies are even larger than those predicted from
the simulation of the devices and are subject to some variability. From the addition
energies found in typical devices, an effective radius of less than 12-15 nm can be
estimated.
5. Conclusions
Our results show that CMOS technology used allows reliable fabrication of single
electron transistors with gate size of 20×20 nm2. Strong confinement has been predicted
by CSDFT simulations and a clearly resolved Coulomb blockade pattern at 4.2 K
with high addition energies of more than 20 meV exceeds the simulated values. The
fabrication of SETs in CMOS technology provides the possible ground for integration
between traditional microelectronics and quantum circuit oriented nanoelectronics.
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Figure 2. a) Differential conductance as a function of Vd and Vg for a Lg×W=20×20
nm2 and b) conductance at T=4.2 K and at T=300 K (inset) as a function of Vg.
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